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[571 ABSTRACT 
A spacecraft (8) includes a movable appendage such as solar 
panels (12) operated by a stepping motor (28) driven by 
pulses (311). In order to reduce vibration andor attitude 
error, the drive pulses are generated by a clock down-counter 
(312) with variable count ratio. Predetermined desired clock 
ratios are stored in selectable memories (314u-d), and the 
selected ratio (R) is coupled to a comparator (330) together 
with the current ratio (C). An up-down counter (340) estab- 
lishes the current count-down ratio by counting toward the 
desired ratio under the control of the comparator; thus, a step 
change of solar panel speed never occurs. When a direction 
change is commanded, a flag signal generator (350) disables 
the selectable memories, and enables a further store (NO), 
which generates a count ratio representing a very slow solar 
panel rotational rate, so that the rotational rate always slows 
to a low value before direction is changed. The principles of 
the invention are applicable to any movable appendage. 
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SPACECRAFT WITH GRADUAL 
ACCELERATION OF SOLAR PANELS 
STATEMENT OF GOVERNMENT RIGHTS 
The Government has rights in this invention pursuant to 
contract NAS 5-30350 with NASA. 
FIELD OF THE INVENTION 
This invention relates to spacecraft with movable append- 
ages, such as solar panels for generating electricity for the 
spacecraft, and more particularly to such spacecraft in which 
the rotational rate of the appendages or solar panel(s) 
relative to the body is constrained to gradual acceleration 
and deceleration. 
BACKGROUND OF THE INVENTION 
Spacecraft often use one or more solar panels, referred to 
in the plural hereinafter, to generate electricity for operation 
of electrical portions of the spacecraft. Systems depending 
upon electrical power include communication systems, pay- 
load, attitude control systems, and propulsion systems. The 
orbit of a spacecraft may be such as to require the solar 
panels to rotate relative to the body of the spacecraft, in 
order to track the sun. The position of the panels may need 
to be adjusted after an attitude or other control maneuver, so 
it is convenient to be able to move the panels in “forward” 
and “reverse” rotational directions at various speeds. Also, 
the position of the panels may have to be changed continu- 
ously during normal operation of the spacecraft, as the 
orbital position of the spacecraft relative to the sun changes. 
When an adjustment of the position of the solar panels is 
required, a motor is energized, or the rotation rate of a motor 
is changed, to drive the panels relative to the body of the 
spacecraft. The motion or change of constant motion may 
cause unwanted vibrations of portions of the spacecraft to 
occur, and it also results in a tendency to change the attitude 
of the body of the spacecraft, which tendency may be 
corrected by an attitude control system, if one is provided. 
The vibrations may be damped by an actuator coupled to 
sense the vibration motion, as described, for example, in 
allowed U.S. patent application Ser. No. 08/031,252, filed 
Mar. 12, 1993 in the name of Stetson. While movable solar 
panels are described, any movable appendage tends to cause 
vibration and attitude error. 
A simplified vibration or attitude error suppression 
arrangement for use in conjunction with solar panels and 
other movable appendages is desired. 
SUMMARY OF THE INVENTION 
A spacecraft includes a body, and at least one solar panel 
rotationally connected to the body for generating electric 
power when insolated. In general, the invention tends to 
minimize jitter and jerk effects imposed on the spacecraft 
body as a result of sudden changes in rotational rate andor 
direction. In general, the drive rate of solar panels according 
to the invention is changed slowly, so that the jerk (the time 
derivative or rate of change of the acceleration) is mini- 
mized, and so that the acceleration produces a torque on the 
spacecraft body which is within the bandwidth of the 
attitude control system. In a one embodiment of the inven- 
tion, a pulse-operated drive arrangement is coupled to the 
body and to the solar panel, for rotating the solar panel 
2 
embodiment of the invention, the drive arrangement 
includes a stepper motor. A count-down arrangement is 
coupled to the pulse operated drive arrangement and to a 
source of first clock signals. The count-down arrangement 
5 includes a current count ratio signal input port at which it 
receives signals representing the current count ratio (where 
the word “current” refers to a time relationship rather than 
to the flow of electricity). The count-down arrangement 
counts the first clock signals modulo the current count ratio, 
IO and generates each of the drive pulses for the drive arrange- 
ment in response to the count of the count-down arrange- 
ment. The count-down arrangement, upon generating a drive 
pulse, is loaded anew with the current count ratio, which 
may be the same as the previous count ratio, or different. A 
15 larger current count ratio results in counting of a larger 
number of the first clock signals, and thereby increases the 
time interval between the drive pulses, which in turn slows 
the rotational rate of the solar panel. A source provides 
signals representing a selected one of a predetermined 
20 number of solar panel rotational rates; the source may be, for 
example, commands up-linked to the spacecraft. The space- 
craft also includes a number, equal to the predetermined 
number, of read-only digital memories, each of which read- 
only memories is preloaded with information in the form of 
25 a digital count ratio corresponding to a different one of the 
solar panel rotational rates, and each of the read-only 
memories is coupled to the source of signals for being 
enabled or disabled thereby, in such a manner that only one 
of the digital memories is enabled at any one time. The 
30 spacecraft also includes a source of ramp clock signals, 
which may be the same as the first clock signals, and a 
controllable up-down counting arrangement with a clock 
input port coupled to the source of ramp clock signals. The 
up-down counting arrangement also includes an enable input 
35 port and a count direction input port. The up-down counting 
arrangement (a) generates the current count ratio signal, and 
applies it to the count-down arrangement; the current count 
ratio signal is representative of the current count of the 
up-down counting arrangement. The up-down counting 
40 arrangement also (b) is enabled for counting the ramp clock 
signals in response to a second logic characteristic of a 
digital enable signal applied to the enable input port, and 
disables the counting arrangement in response to a first logic 
characteristic of the enable signal applied to the enable input 
45 port, and (c) is configured for counting up in response to a 
first logic characteristic of a digital count direction signal 
applied to the count direction input port. In a particular 
embodiment of the invention, the first logic characteristic is 
a logic 1 or logic high level, and the second logic charac- 
50 teristic is a logic 0 or logic low condition. A comparator 
arrangement is coupled to the read-only digital memories 
and to the up-down counting arrangement, for comparing 
the current count ratio signal from the output of the up-down 
counting arrangement with the digital count ratio from the 
55 currently active digital memory. The comparator arrange- 
ment generates the digital enable signal and couples it to the 
enable input port of the up-down counting arrangement. The 
digital enable signal indicates by a first logic characteristic 
that the current count ratio signal equals the currently active 
60 digital count ratio, and by a second logic characteristic that 
the current count ratio signal is unequal to the currently 
active digital count ratio. The comparator arrangement also 
generates the digital count direction signal and couples it to 
the count direction input port of the up-down counting 
65 arrangement. The digital count direction signal indicates by 
relative to the body by incremental angle in response to 
each drive pulse of a sequence of drive pulses. In a particular 
a first logic characteristic that the digital count ratio signal 
exceeds the current count ratio signal, and by a second logic 
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characteristic that the digital count ratio signal does not the direction flag signal generating arrangement, to the 
exceed the current count ratio signal. When the digital count enable input port of the digital read-only information storage 
ratio signal applied to the comparator arrangement repre- arrangement, and to the most significant bit of the digital 
sents a small number, indicative of a command for rapid input port of the one-of-many demultiplexing arrangement, 
rotation of the solar panel, and the current count signal is a 5 for coupling the direction flag signal to the one-of-many 
larger number, representing Slower rotation Of the Solar demultiplexing arrangement and to the digital read-only 
panel, the comparator (a) generates the digital enable signal information storage arrangement, for, in response to a com- 
with the second logic characteristic, whereby the up-down mand to change direction, causing the one-of-many demul- 
counting arrangement is enabled for counting, and (b) gen- tiplexing arrangement to disable the read-only digital memo- 
erates the count direction signal with the second logic 10 ries, and for enabling the digital read-only information 
characteristic, for thereby enabling the up-down counting storage arrangement, whereby the digital read-only infor- 
arrangement for counting down, SO that the CUrrent count mation storage arrangement produces the further digital 
ratio signal approaches the digital count ratio signal, and the count ratio signal corresponding to a solar panel rotational 
rate of rotation of the Solar Panel gradually accelerates. rate slower than any of the rotational rates associated with 
when the digital Count ratio Signal applied to the COInparatOr 15 the information preloaded into the digital read-only memo- 
arrangement represents a large number, indicative of a ries. The comparator arrangement causes the up-down 
axnmand for Slow rotation of the Solar Panel, and the counting arrangement to count up, as a result of which the 
Current count signal is a smaller number, representing faster current count ratio signal approaches the further digital 
actual rotation of the Solar Panel, the comparator (C) gener- count ratio signal, and the comparator causes the digital 
ates the digital enable signal With the second logic charac- 20 enable signal to assume the first logic state when the current 
teristic, whereby the up-down counting arrangement is count ratio signal equals the further digital count ratio signal, 
enabled for counting, and (d) generates the count direction whereby the direction flag signal generating arrangement 
signal with the first logic characteristic, for thereby enabling ceases generation of the direction flag signal, the digital 
the UP-down counting arrangement for counting UP, SO that read-only information storage arrangement is disabled, and 
the Current Count ratio signal approaches the digital Count 25 the one-of-many demultiplexing arrangement enables one of 
ratio signal, and the rate of rotation of the solar Panel the read-only digital memories. 
decelerates, and when the current count ratio signal equals 
the digital count ratio signal, the digital enable signal is set 
to the first logic characteristic, thereby disabling the up- 
down counting arrangement from counting, so that the 3o FIG. 1 is a simplified perspective or isometric view of a 
rotational rate remains at the rate represented by the selected SPaceUaft according to the invention, including Solar Panels, 
one of the digital count ratios. solar panel motors and drives therefor, and also including an 
In another embodiment of the invention, the SOUICe of attitude control system and a solar panel position controller; 
signals representing a selected one of a predetermined FIG. 2 is a gain-versus-frequency plot representing the 
number of solar panel rotational rates includes a one-of- 35 response about a control axis of the attitude control system 
many or a one-of-N demultiplexing or decoding arrange- 
ment coupled to the source of, which in this case are digital FIG. 3 is a simplified block diagram of a portion of solar 
signals representative of a selected one of a predetermined 
number Of Solar Panel rotationid rates. The Olle-Of-lIlany FIG. 4 is a simplified block and schematic diagram of a 
demultiplexing arrangement decodes the digital signals, and 40 digital memory of the arrangement of FIG. 3. 
applies an enabling signal to the selected one of the read- 
only digital memories. According to an aspect of the inven- 
tion, the less significant digits of the one-of-many demulti- 
plexing arrangement are coupled to a source of digital In FIG. 1, a spacecraft 8 includes a body 10 and solar 
signals representative of a selected one of a predetermined 45 Panels 1 2 ~  and 1% coupled to, O r  SupPofled by body 10 by 
number of solar panel rotational rates, and a most significant n-~eans of elongated Support dements 14a and 14h respec- 
digit responds to a direction change flag signal. n e  one- tively, which may be, for example, shafts. Spacecraft 8 orbits 
of-many demultiplexing arrangement decodes the digital along an equatorial Path 7 Which girdles the Earth 6 W i -  
signals, and applies an enabling signal to the selected one of distant from axis  of rotation 9. A Pitch axis 1 extends 
the read-only digital memories when the direction change 50 between Earth and the center of mass of spacecraft 8, a roll 
flag signal assumes a second logic characteristic. A direction axis 2 extends in the direction of motion, and a yaw axis 3 
flag signal generating arrangement is coupled to the one-of- extends at right angles to the Pitch and roll axes, roughly 
many demultiplexing arrangement, for generating a direc- Parallel to axis 9. support ekments 14a and 14b extend 
tion flag signal when the desired direction of rotation of the Parallel to the Yaw axis, and are rotatably aEixed 10 body 10, 
solar panel is reversed, and for maintaining the direction flag 55 SO that the Solar Panels 1% and 12b may be directed toward 
signal until the digital enable signal from the comparator the sun as the spacecraft orbits. 
arrangement indicates that the speed of rotation of the solar Spacecraft 8 also includes an Earth sensor 16 for sensing 
panel equals the desired speed. A digital read-only informa- roll and pitch, and an attitude controller 18, for generating 
tion storage arrangement is coupled to the comparison attitude control signals in at least roll and pitch, and pref- 
arrangement, and is preloaded with information in the form 60 erably also in yaw. As is well known to those skilled in the 
of a further digital count ratio signal, which corresponds to art, yaw is difficult to measure directly, and many schemes 
a solar panel rotational rate slower than any of the rotational are known for determining yaw, such as, for example, sun 
rates associated with the information preloaded into the sensors. Attitude controller 18 is coupled to an appropriate 
digital read-only memories. The digital read-only informa- yaw sensor (not illustrated), or it may use a yaw estimator, 
tion storage arrangement includes an enable input port 65 such as that described, for example, in U.S. Pat. No. 5,205, 
responsive to a first logic characteristic of the direction flag 518, issued Apr. 27, 1993, in the name of Stetson. In 
signal applied thereto. A coupling arrangement is coupled to whatever manner, attitude controller 18 generates pitch, roll 
DESCRIPTION OF THE DRAWINGS 
of the arrangement of FIG. 1; and 
panel position controller 32 of FIG. 1; 
DESCRIPTION OF THE INVENTION 
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and yaw control signals, which are applied (by means, not 
illustrated) to torquers for the appropriate axes, which are 
represented in FIG. 1 by a momentum or reaction wheel 20 
associated with a driver 22. 
FIG. 1 also illustrates an “omidirection$’ antenna of the 5 
bifilar conical equiangular helix type, for receiving corn- 
mands from an Earth station, and for coupling them to a 
transceiver 26, and for transmitting status infomation there- 
from. 
,-ally coupled by a coupling 30 to rotational shafts or 
supports 14a and 14b, for creating relative motion between 
troller 32. Controller 32 receives instructions as to the 15 The count ratio signals which control the solar panel 
desired rotational rate of the solar panels from receiver 26, rotation rate originate in a set of controllable digital memo- 
and generates the appropriate signals for controlling motor ries 314a, 3146, 314c, and 314d of FIG. 3, each of which is 
arrangement 28. Details of solar panel position controller 32 preprogrammed with a particular eight-bit count-down num- 
appear below in conjunction with FIGS. 3 and 4. In a ber, representing the desired rotational rate of the solar 
specific embodiment of the invention, motor arrangement 28 2o panels. FIG. 4 illustrates details of one possible embodiment 
is a stepping motor arrangement, which responds to each of of memory 314a. Memory 314a is programmed with a 
a sequence of electrical drive pulse applied thereto from relatively small number, for a “slew” operational mode, by 
position controller 32, for incrementing the rotational posi- which the solar panels are rapidly moved toward a new 
tion of supports or shafts 14u and 146, for correspondingly position. Digital memories 314b, 314c, and 314d are marked 
positioning solar panels 12a and 126. In general, the direc- 25 “fast,” “normal,” and “slow,” respectively, representing stor- 
tion of the drive imparted to the solar panels is not a part of age therein of corresponding count-down ratios. The “nor- 
the invention, and drive in two opposite rotational directions mal” speed signal stored in digital memory 314c corre- 
may be accomplished by directing the drive pulses to one of sponds to a rotational velocity of the solar panels which is 
two oppositely-connected stepping motors, or by using a selected to exactly track the sun when the spacecraft is in 
solenoid-operated mechanism to change the direction of 3o normal orbit, such as a geosynchronous orbit. Each memory 
rotation occasioned by operation of a single motor. 314u-314d, where the hyphen represents the word 
Motion of the s o l a  panels affects the attitude of the “through”, also includes an enable (EN) input terminal. The 
spacecraft body. In particular, rotation of the panels in a enable input terminals of memories 314a-314d are coupled 
particular direction, such as that illustrated by arrow 40 in by individual signal Paths 31&-31M7 reSPectivelY, to a 
FIG. 1, results in an oppositely-directed rotation of body 10, 35 One-Of-manY decoder Or demultiplexer 318. A One-of-mmY 
namely in the direction of arrow 42. FIG. 2 illustrates the decoder is also known as a one-of-N decoder. Decoder 318 
magnitude component of a ‘‘Bode” plot 210, illustrating the is a one-of-eight decoder in one embodiment Of the inven- 
relationship of attitude control loop gain in dB as a function tion. 
of frequency. As illustrated, the gain decreases with increas- One-of-many decoder 318 of FIG. 3 receives two-bit 
ing frequency, which means that those perturbations of the 40 digital commands from receiver 26 of FIG. 1 at the two 
attitude which have high-frequency components receive less least-significant bits (LSB) of a three-bit input port 31% by 
correction from the attitude control system than do pertur- way of the two least-significant bits of a three-bit bus 320. 
bations having lower-frequency components. In order to The two-bit digital signal applied over the two least-signifi- 
reduce the magnitude of body attitude disturbances having cant bits of bus 320 to the two least significant bits of input 
high frequency components, it is desirable to reduce the 45 port 318i represents one of the four solar panel rotational 
magnitude of the jerk (the derivative or rate of change of “speeds” stored in digital memories 314a-314d. The two-bit 
acceleration) of the moving solar panels. digital signal applied to the two least-significant bits of input 
FIG. 3 is a simplified block diagram of a portion of solar port 31% is decoded by decoder 318 to one of two output 
panel position controller 32 of FIG. 1. In FIG. 3, the drive “pages”, depending upon the state of the most-significant bit 
pulses 311 which are applied to stepper motor 28 of FIG. 1 50 (MSB) applied to Port 31% When the MSB applied to 
are generated on an output signal path 310 by a count-down input Port 31% of &coder 318 is a logic Zero Or logic low 
counter (DN CNTR) 312 at the right of FIG. 3. The drive level, the output appears on one Path of a fOUr-Path 
pulses 311 produced on path 310 may be applied to an Page consisting of output Paths 3144 314h 314C7 and 314d. 
amplifier (not illustrated) if necessary, before being applied When the MSB applied to input Port 31% is a logic 1 O r  logic 
to the stepper motor. Down-counter 312 counts step clock 55 high level, decoder 318 decodes the signal to one path of a 
pulses applied to its clock (CLK) input port 312c, with a four-Path Page consisting offour of connected output Signal 
modulo established by eight-bit current count ratio signals Paths, one of which is designated 322. Thus, when the MSB 
applied over an eight-bit bus 313 to its J c J 7  input terminals at input port 31% is a logic 0, decoder 318 decodes the two 
(where the word “current” refers to a time relationship rather least significant bits to a signal Path 316, thereby enabling a 
than to the flow of electricity), and produces an output pulse 60 corresponding One of the digital ~ ~ ~ m o r i e s  314, and when 
on path 310 each time the counter reaches zero count. the MSB is a logic 1, d i ~ o d e r  318 decodes the two least 
Down-counter 312 is reset to the commanded count at each Significant bits to an mused Signal Path 322, which effec- 
output pulse by a feedback path 309 extending from output tively disables digital nwnories 314a-314d. 
signal path 310 to the LD input terminal, and, once reset, The eight-bit output signal from the enabled one of digital 
continues to count clock pulses according to the current 65 memories 314a-314d of FIG. 3 is the desired count ratio 
count ratio. The rotation rate of the solar panels depends signal, which is coupled by an eight-bit bus 326 to a first (R) 
upon the rate of operation of the stepper motor 28. Since the input port of a comparator 330, and the current count ratio 
stepper motor which drives the solar panels moves by one 
increment in response to each drive pulse 311 from down- 
counter 312, and the step clock frequency is constant, the 
frequency or recurrence rate of the counted-down pulses 
depends upon the current count ratio signal applied to the 
down-counter. If the current count ratio signal represents a 
large number, for W m P k  the number 255 for an all-ones 
eight-bit signal, only one output pulse occurs for every 255 
step clock pulses, and as a result a large current count ratio 
An electrically driven motor arrangement 28 is mechani- 1o signal represents a slow rotation rate of the solar panels. 
Conversely, when the current count ratio signal is small, 
representing7 for exampley the decimal number three, an 
spacecraft body 10 and solar panels and 126, under 
control of signals generated by a solar panel position con- 
Output pulse occurs for every three step ‘lock pulses, cor- 
responding to a rapid rotational rate of the Panels. 
5,520,359 
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signal applied to down-counter 312 is also applied to a panel rotation rate, which is a smaller number than that 
second (C) input port of comparator 330. Comparator 330 stored in “normal” rate digital memory 314c. The smaller 
compares the eight-bit desired count ratio signal applied to desired count ratio number is applied over bus 326 to the R 
its R input port with the eight-bit current count ratio signal input port of comparator 330. At the instant that the change 
applied to its C input port, and, depending upon the com- 5 in speed is commanded, the rates of the R and C inputs to 
parative values of the signals, produces various states of comparator 330 become different, and more particularly, R 
three different one-bit output logic signals, namely R=C, becomes smaller than or less than C. Comparator 330 
which is produced on a path 332, m C ,  which is produced responds by setting the R=C signal on path 332 to a logic 
on a signal path 334, and R<C, which is not used. low level, and the R>C signal on path 334 continues to be 
340 in FIG. 3 1o false or logic low. The application of the logic low signal to 
receives ‘‘ramp’’ clock signals at its clock (CLK) input port the UPKIN count direction input port of up-down counter 
34Oc from a “ramp” clock signal generator designated 340 configures the counter for counting down, as mentioned 
generally as 342. While the term “ramp” is used to describe above. The logic low level applied to the CLK EN input port 
the clock signals, they are simple clock signals, so termed 34Oc of up-down counter 340 is inverted at the input, and 
because they are used in the up-down counter for ramping 15 enables the counter for counting ramp clock pulses applied 
the count value up and down. The ramp clock frequency may to input port 34Oc. Up-down counter 340 gradually decre- 
be equal to the step clock frequency, or it may be different. ments at the ramp clock rate, until its output current count 
Up-down (UPKIN) counter 340 also receives the R X  signal signal (C) represents the same value as the desired count 
at its up-down direction input port 340d from signal path ratio signal (R). When the R and C values at the inputs of 
334, for control of the counting direction, as described 2o comparator 330 are equal, comparator sets its R=C output on 
below. Up-down counter 340, when enabled, counts down in path 332 to a logic high level, which disables up-down 
response to a logic low level applied to its UP/DN input port, counter 340. The R>C signal produced on signal path 334 by 
and counts up in response to a logic high level. An inverting comparator 330 does not change from the logic low state, 
enable input (CLK EN) terminal 340e of up-down counter but has no effect since up-down counter 340 is disabled. The 
340 receives the R=C signal from signal path 332. 25 above description holds whether the “slew” rate of digital 
In operation of the arrangement of FIG. 3 as far I’IlemOry 3 1 4 ~  Or the “fast” rate Of digital memory 314b is 
described, rotation of the solar panels occurs continuously, Selected. 
under the control of down-counter 312 as influenced by the Suppose that the constant rotational rate to which the 
current count ratio applied thereto, as described above. After control system has stabilized is, as mentioned above, the 
the control system of FIG. 3 has had sufficient time to 30 “normal” rate commanded by the digital signal produced by 
stabilize, the current count ratio signal applied over bus 313 digital memory 314c of FIG. 3, but instead of commands 
to down-counter 312, for directly controlling the stepper applied over bus 320 to increase the rotational rate, com- 
motor rate, and also applied to comparator 330, will equal mands are instead given to decrease the rotational rate of the 
the desired count ratio signal applied over bus 326 to solar panels to the “slow” rate. Assuming that memory 314d 
comparator 330. Under this steady-state condition, the signal 35 is enabled, memory 314d is preprogrammed with a digital 
produced by comparator 330 on R=C path 332 will be true number representing a slower solar panel rotation rate, 
or logic high, and the signal on &C path 334 will be false which is a larger number than that stored in “normal” rate 
or logic low. The logic high R=C signal produced on path digital memory 314c. The larger desired count ratio number 
332 by comparator 330 is inverted at the inverting enable is applied over bus 326 to the R input port of comparator 
input port 340e of up-down counter 340, and disables the 40 330. At the instant that the change in speed is commanded, 
counter from counting. Consequently, up-down counter 340 the rates of the R and C inputs to comparator 330 become 
does not count, and the current count ratio signal generated different, and more particularly, R becomes larger than or 
at the output of up-down counter 340 does not change, and greater than C. Comparator 330 responds by setting the R=C 
remains equal to the desired count ratio generated on bus signal on path 332 to a logic low level, and the R>C signal 
326. Since the current count ratio signal generated by 45 on path 334 changes to be true or logic high. The application 
up-down counter 340 controls the count-down in down- of the logic high signal to the UPKIN count direction input 
counter 312, the count-down ratio remains unchanged, the port of up-down counter 340 configures the counter for 
drive pulses continue to be generated at a constant rate, and counting up, as mentioned above. The logic low level 
the solar panel rotation rate remains constant. applied to the CLK EN input port 34Oc of up-down counter 
Suppose that the constant rotational rate described above 50 340 is inverted at the input, and enables the counter for 
is the “norms’ rate commanded by the digital signal pro- Counting ramp Clock pulses applied to input Port 340~.  
duced by digital memory 314c of FIG. 3. In that case, UP-down Counter 340 gradually increments at the ramp 
commands could be applied Over bus 320 to increase the clock rate, Until its OUtpUt Current Count Signal (c )  represents 
rotational rate to either the “fast” rate or the still faster the same value as the new “Slow” desired count ratio signal 
“slew” rate, or a command could be given to slow to the 55 When the R and c values at the inputs of comparator 
“slow” rate commanded by digital memory 314d. The first 330 are equal, COmparatOr Sets its R=C Output On Path 332 
possibility, namely that of commanding an increased rota- to a logic high level, which disables up-down counter 340. 
tional rate, is considered first. A command is transmitted The mc Signal Produced on signal Path 334 by Comparator 
from an Earth station, intercepted by antenna 24 of FIG. 1, 330 changes from the logic high to the logic low State, but 
demodulated and otherwise processed by receiver 26, and 60 t h i s  has no effect since UP-down counter 340 is disabled. 
transmitted to solar panel controller 32 of FIG. 3 by way of Another portion of the arrangement of FIG. 3 is used to 
bus 320. The increased rate is decoded by decoder 318, and guarantee a slow solar panel rotational rate before a change 
an enable signal is decoupled from digital memory 314c and in the direction of rotation. In FIG. 3, a direction change flag 
applied instead over a path 316b to either “fast” digital signal generator designated 350 includes a D type flip-flop 
memory 314b or “slew” digital memory 314a. Assuming 65 (fQ 352, which couples to its output port the signal on its 
that memory 314b is enabled, memory 314b is prepro- input or D port when the clock input signal makes a 
grammed with a digital number representing a faster solar negative-to-positive transition. The D input port of D ff 352 
An up-down counter (UPKIN 
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is coupled by a signal path 321 to receive the MSB of the 
commands received by controller 32 of lTG. 3 over bus 320. 
An exclusive-or (XOR) gate 354 has one input port coupled 
to the D input of D ff 352, for receiving the MSB in parallel 
therewith, and has the other input port coupled to the output 
of D ff 352. An XOR gate produces a logic high output when 
its inputs are unequal, and a logic low output when its inputs 
are equal. In general, the arrangement of flag generator 350 
produces a logic low output under normal conditions, after 
the control system as a whole has stabilized, but produces a 
logic high output from the time a direction change command 
is received over signal path 321 until a later time at which 
the system has again stabilized. 
The output port of XOR gate 354 of flag generator 350 of 
FIG. 3 is coupled to the MSB input terminal of digital input 
port 31% of decoder 318 and to the enable input port of a 
further read-only memory 360, termed a read-only store 
herein to avoid confusion with memories 314a-314d. Store 
360 has stored therein a digital word representing a desired 
count-down ratio, selected to provide a lower solar panel 
rotational speed than any of the other speeds, and sufficiently 
low so that changing the direction of rotation causes a 
minimal jerk. Such a speed can be termed “dead slow”. A 
suitable value for an eight-bit output might be 11 11 11 11, the 
digital value corresponding to the decimal number 255. The 
output port of store 360 is coupled by way of bus 326 in 
parallel with the outputs of digital memories 314a-314d, so 
that, when store 360 is enabled, its output signal is applied 
to the R input port of comparator 330. 
In operation of the arrangement of FIG. 3, the current 
commanded direction of rotation is represented by the logic 
level applied to controller 32 over the MSB of bus 320. As 
mentioned, under this condition, the output from XOR 354 
on signal path 362 is a logic low, which means that both 
input ports of XOR 354 have the same logic value. The logic 
low on signal path 362 disables store 360, and enables 
decoder 318 to select among the first page of outputs, 
namely the page including signal paths 316a316d. When 
the system is stable, R=C, and the output of comparator 330 
on signal path 332 is a logic high. A change of commanded 
direction occurs when the logic level on signal path 321 
changes. This change has the immediate result of making the 
logic levels at the inputs of XOR 354 unequal, and XOR 354 
as a result produces a logic high level on signal path 362. 
The logic high level on signal path 362 (a) switches the MSB 
applied to input port 318i of decoder 318, causing it to select 
one of the unused output paths 322, thereby disabling digital 
read-only memories 31&-314d, and (b) enables “dead 
slow” digital store 360, which produces the 11 11 11 11 signal 
on bus 326 and at the R input of comparator 330. Since the 
dead slow count ratio signal has a higher numerical value 
than any of the other values, the FbC output of comparator 
330 on signal path 334 goes to a true or logic high condition, 
and R=C on signal path 332 becomes false or logic low. The 
logic low signal on path 332 is inverted at the CLK EN input 
port of up-down counter 340, and enables the counter, while 
the logic high condition on signal path 334 conditions 
up-down counter 340 for counting up. Up-down counter 340 
thereafter gradually counts up toward 1 1 11 11 11, thereby 
gradually slowing the drive pulses 311 applied to the solar 60 
panel drive motor. Eventually, the count of up-down counter 
340 will reach 11111111, corresponding to the slowest solar 
panel rotational rate. At that time, comparator 330 will set 
the R=C logic level on signal path 332 to a true or logic high 
level, disabling up-down counter 340. The transition from 65 
logic low to logic high level on signal path 332 is also 
applied to the CLK input port of D ff 352, causing the logic 
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level on signal path 321, representing the new direction of 
rotation, to be coupled to the output of D ff 352 and to input 
terminal 354, of XOR 354. When the logic level at the D 
input of D ff 352 is coupled to its output, the logic levels at 
5 both input terminals 354, and 354, become equal, and the 
output of EXOR 354 goes to a logic low level. The logic low 
level at the output of EXOR 354 disables “dead slow” digital 
store 360, and causes decoder 318 to decode the less 
significant bits of bus 320 to one of digital read-only 
memories 314a-314d, to again select a speed in the new 
lo direction. At this time, the operation reverts to a mode 
similar to that described above for the condition of the 
commanded speed being greater than the actual speed. 
In FIG. 3, “ramp” clock signal source 342 is illustrated as 
being a count-down circuit including a down-counter 370, 
l5 which receives a user-selected eight-bit update rate count- 
down control signal at its J&J7 input port, and which 
operates much like count-down circuit 312. 
FIG. 4 illustrates details of a possible embodiment of a 
2o digital memory or digital store of FIG. 3. For definiteness, 
digital memory 314b is illustrated. Memory 314b includes a 
source 410 of voltage corresponding to the logic high level, 
which is coupled to one end of a plurality of current limiting 
resistors 412, 414, . . . , and 416. Each current limiting 
resistor 412,414, . . . , and 416 is connected to the lower 
input port of a corresponding AND gate 424,426, . . . , and 
428 and by way of a detachable jumper wire 418,420, . . . 
, and 422 to ground. Enable signal path 316b is connected in 
common to the upper input ports of tri-state gates 424,426, 
3o . . . , and 428, for enabling the gates simultaneously, for 
coupling the logic levels at their lower input ports to bus 326 
by way of bit paths 430,432, . . . , and 434. The value of any 
bit can be selected to be a logic high by cutting the 
corresponding jumper, or to be logic low by not cutting the 
35 jumper. A number of tri-state gates and buffers may be 
provided in one microchip. 
Thus, in summary, a spacecraft (8) according to the 
invention includes a body (10) and one or more movable 
appendages such as solar panels (12) operated by a stepping 
40 motor (28) driven by pulses (311). In order to reduce 
vibration andor attitude error, the drive pulses are generated 
by a down-counter (312) which counts a clock with variable 
count ratio. Predetermined desired clock ratios are stored in 
selectable memories (314a-4, and the selected count-down 
45 ratio (R) is coupled to a comparator (330) together with the 
current ratio count-down ratio (C) .  An up-down counter 
(340) establishes the current count-down ratio by counting 
toward the desired ratio under the control of the comparator; 
thus, a step change of solar panel speed never occurs. When 
50 a direction change is commanded, a flag signal generator 
(350) disables the selectable memories, and enables a further 
store ( S O ) ,  which generates a count ratio representing a 
very slow solar panel rotational rate, so that the rotational 
rate always slows to a low value before direction is changed. 
Other embodiments of the invention will be apparent to 
those skilled in the art. For example, where the up-down 
25 . 
55 
counter of FIG. 3 is responsive to iogic high and logic low 
levels of single-bit digital signals applied to its control input 
ports, the control input ports could also be multibit ports, and 
the logic characteristic could be a particular pattern of bits. 
The principles of the invention are applicable to any mov- 
able appendage, and not just to solar panels, and are further 
applicable to linear motion as well as rotary motion. While 
the invention as described is driven by a pulse-operated 
motor, those skilled in the art will recognize that the drive 
pulses (311) can be applied to an integrator to form a direct 
voltage or current for driving a motor responsive to direct 
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voltage or current, respectively. The logic operations have 
been described with positive-logic conventions, but nega- 
tive-logic conventions may also be used. 
What is claimed is: 
1. A spacecraft, comprising: 
a body (10); 
at least one solar panel (12) rotationally connected to said 
body for generating electric power when insolated; 
pulse-operated drive means (28) coupled (30) to said body 
(10) and to said solar panel (12), for rotating said solar 
panel relative to said body by an incremental angle in 
response to each drive pulse (311) of a sequence of 
drive pulses; 
count-down means (312) coupled to said pulse operated 
drive means (28) and to a source of first clock signals 
(312c), said count-down means (312) also including a 
current count ratio signals input port (JO-J7), for count- 
ing said first clock signals modulo said current count, 
and for generating each of said drive pulses (311) in 
response to the count of said count-down means (312), 
whereby a larger current count counts a larger number 
of said first clock signals and thereby increases the time 
interval between said drive pulses and slows the rota- 
tional rate of said solar panel; 
a source of signals (316, 318, and 320) representing a 
selected one of a predetermined number of solar panel 
rotational rates; 
a number, equal to said predetermined number, of read- 
only digital memories (3144 314b, 314c, and 3144, 
each of said read-only memories being preloaded with 
information in the form of a digital count ratio signals 
corresponding to a different one of said solar panel 
rotational rates, and each of said read-only memories 
being coupled to said source of signals (316,318, and 
320) for being one of enabled and disabled thereby, in 
such a manner that only one of said digital memories 
(314) is enabled at any one time; 
a source (342) of ramp clock signals, which may be the 
same as said first clock signals; 
controllable up-down counting means (340) including a 
clock input port (340c) coupled to said source of ramp 
clock signals, and also including an enable input pori 
(340e) and a count direction input port (3404, for (a) 
generating and applying to said count-down means 
(312) said current count ratio signals, said current count 
ratio signals being representative of the current count of 
said up-down counting means (b) enabling said up- 
down counting means for counting said ramp clock 
signals in response to a second logic characteristic of a 50 
digital enable signals applied to said enable input port 
(340e), and disabling said up-down counting means in 
response to a first logic characteristic of said enable 
signals applied to said enable input port (340e), and (c) 
configuring said up-down counting means for counting 55 
up in response to a first logic characteristic of digital 
count direction signals applied to said count direction 
input port (3406); 
comparator means (330) coupled to said read-only digital 
memories (314~-3146) and to said up-down counting 60 
means (340), for comparing said current count ratio 
signals with said digital count ratio signals, for (a) 
generating and coupling to said enable input port 
(340e) of said up-down counting means (340) said 
digital enable signals, said digital enable signals indi- 65 
cating by a first logic characteristic that said current 
count ratio signals equals said digital count ratio sig- 
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nals, and by a second logic characteristic that said 
current count ratio signals is unequal to said digital 
count ratio signals, and (b) generating and coupling to 
said count direction input port (3406) of said up-down 
counting means (340) said digital count direction sig- 
nals, said digital count direction signals indicating by a 
first logic characteristic that said digital count ratio 
signals exceeds said current count ratio signals and by 
a second logic characteristic that said digital count ratio 
signals does not exceed said current count ratio signals; 
whereby when said digital count ratio signals applied to 
said comparator means (330) represents a small num- 
ber, indicative of a command for rapid rotation of said 
solar panel, and said current count ratio signals repre- 
sent a larger number, indicative of slower actual rota- 
tion of said solar panel, said comparator means (a) 
generates said digital enable signals with said second 
logic characteristic, whereby said up-down counting 
means (340) is enabled for counting, and (b) generates 
said count direction signals with said second logic 
characteristic, for thereby configuring said up-down 
counting means for counting down, so that said current 
count ratio signals approach said digital count ratio 
signals, and said rate of rotation of said solar panel 
increases, and when said digital count ratio signals 
applied to said comparator means represent a large 
number, indicative of a command for slow rotation of 
said solar panel, and said current count ratio signals 
represent a smaller number, indicative of faster actual 
rotation of said solar panel, said comparator means (c) 
generates said digital enable signals with said second 
logic characteristic, whereby said up-down counting 
means is enabled for counting, and (d) generates said 
count direction signals with said first logic character- 
istic, for thereby configuring said up-down counting 
means for counting up, so that said current count ratio 
signals approach said digital count ratio signals, and 
said rate of rotation of said solar panel decreases, and 
when said current count ratio signals equals said digital 
count ratio signals, said digital enable signals are set to 
said first logic characteristic, thereby disabling said 
up-down counting means from counting, so that said 
rotational rate of said solar panel remains at the rate 
represented by said selected one of said digital count 
ratio signals. 
2. A sDacecraft according to claim 1. wherein said source 
5 
l5 
2o 
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3o 
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4o 
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of signGs (316,318, 320)c;epresenting a selected one of a 
predetermined number of solar panel rotational rates com- 
prises: 
one-of-many demultiplexing means (318) coupled to a 
source of digital signals (28, 320) representative of a 
selected one of a predetermined number of solar panel 
rotational rates, for decoding said digital signals, and 
for applying enabling signals to the selected one of said 
read-only digital memories (314u, 314b, 314c, 3146). 
3. A spacecraft according to claim 1, wherein: 
said source of signals representing a selected one of a 
predetermined number of solar panel rotational rates 
comprises one-of-many demultiplexing means (318) 
including a digital input port (3189, the less significant 
digits (Sl, S2) of which are coupled to a source of 
digital signals (28,320) representative of a selected one 
of a predetermined number of solar panel rotational 
rates, and a most significant digit (MSB of 31811 of 
which responds to direction change flag signals, for 
decoding said digital signals representative of a 
selected one of a predetermined number of solar panel 
5,520,359 
13 14 
rotational rates, and for applying enabling signals to the 
selected one of said read-only digital memories (314) 
when said direction change flag signals assumes a first 
logic characteristic; 
demultiplexing means (318), for coupling said direc- 
tion change flag signals to said one-of-many demulti- 
plexing means (318) and to said digital read-only 
information storage means (360), for, in response to a 
command to change direction, causing said one-of- 
many demultiplexing means to disable said read-only 
digital memories, and for enabling said digital read- 
only information storage means, whereby said digital 
read-only information storage means produces said 
further digital count ratio signals corresponding to a 
solar panel rotational rate slower than any of the 
rotational rates associated with the information pre- 
digital read-only information storage means (360) loaded into said digital read-only memories, said com- 
parator means causes said up-down counting means to 
count toward said further digital count ratio, said cur- 
rent count ratio signals approaches said further digital 
count ratio signals, and said comparator means causes 
said digital enable signals to assume said first logic 
state when said current count ratio signals equal said 
further digital count ratio signals, whereby said direc- 
tion change flag signals generating means (350) ceases 
generation of said direction change flag signals, said 
digital read-only information storage means (360) is 
disabled, and said one-of-many demultiplexing means 
(318) enables one of said digital read-only memory 
means (314u, 314b, 314, or 3144. 
5 said spacecraft further comprising: 
direction flag signal generating means (350), for gener- 
ating said direction change flag signals when the 
desired direction of rotation of said solar panel is 
reversed, and for maintaining said direction flag signals 
until said digital enable signals assume said first logic lo 
state; 
coupled to said comparator means (330), said digital 
read-only information storage means (360) being pre- 15 
loaded with information in the form of a further digital 
count ratio signals corresponding to a solar panel 
rotational rate slower than any of the rotational rates 
associated with the information preloaded into said 
digital read-only memories ( 3 1 k  314h 314C7 and 20 
3144, said digital read-only information storage means 
(360) including an enable input port responsive to a 
first logic characteristic of said direction change flag 
signals applied thereto; and 
coupling means (362) coupled to said direction flag signal 25 
generating means (350), to said enable input port of 
said digital read-only information storage means (360), 
and to said digital input port (31%) of said one-of-many * * * * *  
